

University of Groningen

Characterization and partial synthesis of the behavior of resistive circuits at their terminals

Schaft, Arjan van der

Published in:
Systems & Control Letters

DOI:
[10.1016/j.sysconle.2010.05.005](https://doi.org/10.1016/j.sysconle.2010.05.005)

IMPORTANT NOTE: You are advised to consult the publisher's version (publisher's PDF) if you wish to cite from it. Please check the document version below.

Document Version
Publisher's PDF, also known as Version of record

Publication date:
2010

[Link to publication in University of Groningen/UMCG research database](#)

Citation for published version (APA):

Schaft, A. V. D. (2010). Characterization and partial synthesis of the behavior of resistive circuits at their terminals. *Systems & Control Letters*, 59(7), 423-428. <https://doi.org/10.1016/j.sysconle.2010.05.005>

Copyright


Other than for strictly personal use, it is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license (like Creative Commons).

The publication may also be distributed here under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license. More information can be found on the University of Groningen website: <https://www.rug.nl/library/open-access/self-archiving-pure/taverne-amendment>.

Take-down policy

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Downloaded from the University of Groningen/UMCG research database (Pure): <http://www.rug.nl/research/portal>. For technical reasons the number of authors shown on this cover page is limited to 10 maximum.



Characterization and partial synthesis of the behavior of resistive circuits at their terminals

Arjan van der Schaft*

Johann Bernoulli Institute for Mathematics and Computer Science, University of Groningen, PO Box 407, 9700 AK Groningen, The Netherlands

ARTICLE INFO

Article history:

Received 24 March 2010
Received in revised form
11 May 2010
Accepted 12 May 2010
Available online 15 June 2010

Keywords:

Open graphs
Boundary vertices
Kirchhoff's laws
Laplacian matrix
Schur complements
Partial synthesis by interconnection

ABSTRACT

The external behavior of linear resistive circuits with terminals is characterized as a linear input–output map given by a weighted Laplacian matrix. Conditions are derived for shaping the external behavior of the circuit by interconnection with an additional resistive circuit.

© 2010 Elsevier B.V. All rights reserved.

1. Introduction

In this paper, we consider the characterization and partial synthesis of the behavior of linear resistive circuits at given terminals. The paper is heavily inspired by recent work of Willems and Verriest [1]. In fact, many of the results obtained in Section 3 on external characterization of linear resistive circuits have an analogue in [1]. On the other hand, our approach is somewhat different, certainly in the emphasis on the graph-theoretic content of the results obtained. In particular, we make heavy use of the concept of the (weighted) Laplacian matrix of a graph. It turns out that there are quite a few classical concepts and results available in this area, dating back for example to the original work of Kirchhoff [2], Maxwell and Rayleigh, which are of direct relevance to the questions under study. In particular, we have relied on the excellent book [3], which collects, among many other things, a number of useful classical results on graphs and resistive circuits.

Section 4 is devoted to the partial synthesis of a resistive circuit. Here we consider the problem of shaping the potential/current behavior at the terminals of a given resistive circuit, by interconnecting the resistive circuit through another set of terminals with a judiciously chosen ‘controller’ resistive circuit. We characterize all thus achievable potential/current behaviors. Not surprisingly, this problem is similar to the ‘control by interconnection’ problem

as originally formulated in [4], and very close to the problem of ‘achievable Dirac structures’ addressed in [5]; see also [6]. Indeed, the necessary and sufficient conditions for achieving a certain behavior as obtained in [7], see also [8], simplify to necessary conditions in this case. Another necessary condition, which completes the set of necessary conditions to necessary and sufficient conditions, follows from the positivity requirement on resistances.

In applications, resistive circuits with terminals usually appear as subnetworks of circuits containing other elements (capacitors, inductors, diodes). Indeed, one may always identify the resistive subnetwork of any circuit, interconnected to other elements through terminals. The recent paper [9] describes how large resistive circuits occur in the design of very-large-scale integration chips, and how this leads to issues of efficient computation and of the replacement of a large resistive circuit by an equivalent circuit with the same terminals.

2. Preliminaries about circuit graphs

Let us recall some standard definitions regarding graphs, as can be found for example in [10,3,11].

A *directed graph*¹ \mathcal{G} consists of a finite set \mathcal{V} of *vertices* and a finite set \mathcal{E} of *directed edges*, together with a mapping from \mathcal{E} to the set of ordered pairs of \mathcal{V} , where no self-loops are allowed. Thus to

* Tel.: +31 50 3633731; fax: +31 50 3633800.
E-mail address: A.J.van.der.Schaft@rug.nl.

¹ Sometimes called a *multi-graph* since we allow for the existence of multiple branches between the same pair of vertices.

any branch $e \in \mathcal{E}$ there corresponds an ordered pair $(v, w) \in \mathcal{V}^2$, with $v \neq w$, representing the tail vertex v and the head vertex w of this edge. A directed graph is completely specified by its *incidence matrix* B , which is an (\bar{v}, \bar{e}) matrix, \bar{v} being the number of vertices and \bar{e} being the number of edges, with (i, j) -th element b_{ij} equal to 1 if the vertex i is the head of edge j , equal to -1 if vertex i is the tail of edge j , and 0 otherwise. In what follows, ‘graph’ will mean ‘directed graph’ unless stated explicitly otherwise.

Given a graph, we define its *vertex space* Λ_0 as the real vector space of all functions from \mathcal{V} to \mathbb{R} . Clearly, Λ_0 can be identified with $\mathbb{R}^{\bar{v}}$. Furthermore, we define its *edge space* Λ_1 as the vector space of all functions from \mathcal{E} to \mathbb{R} . Again, Λ_1 can be identified with $\mathbb{R}^{\bar{e}}$.

In the context of an *electrical circuit graph*, the vector space Λ_1 will be the space of currents *through* the edges in the circuit (with sign following the direction of the edges). The dual space of Λ_1 will be denoted by Λ^1 , and it defines the vector space of voltages *across* the edges. Furthermore, the duality product $\langle V | I \rangle = V^T I$ of a vector of currents $I \in \Lambda_1$ with a vector of voltages $V \in \Lambda^1$ is the total power over the circuit. Similarly, the dual space of Λ_0 is denoted by Λ^0 , and it defines the vector space of potentials at the vertices.

The incidence matrix B can be regarded as the matrix representation of a linear map (denoted by the same symbol) $B : \Lambda_1 \rightarrow \Lambda_0$ called the *incidence operator*. Its adjoint map is denoted in matrix representation as $B^T : \Lambda^0 \rightarrow \Lambda^1$, and is called the *coincidence operator*.

Although in Kirchhoff’s original treatment of circuit graphs [2] *external currents* entering certain vertices of the graph were an indispensable notion, this is not always very well articulated in subsequent formalizations of circuits and graphs. We will emphasize this aspect by formally defining an *open graph* \mathcal{G} as obtained from an ordinary graph with set of vertices \mathcal{V} by identifying a subset $\mathcal{V}_b \subset \mathcal{V}$ of *boundary vertices*. The boundary vertices are the vertices that are open to interconnection (i.e., with other open graphs). The remaining subset $\mathcal{V}_i := \mathcal{V} - \mathcal{V}_b$ contains the *internal vertices* of the open graph.

Decomposing the incidence operator B as $\begin{bmatrix} B_i \\ B_b \end{bmatrix}$ with B_i the part of the incidence operator corresponding to the internal vertices, and B_b the part corresponding to the boundary vertices, *Kirchhoff’s current laws* are now given as

$$B_i I = 0, \quad B_b I = -I_b. \quad (1)$$

Here the vector I_b belongs to the vector space Λ_b of functions from the boundary vertices \mathcal{V}_b to \mathbb{R} (which is identified with $\mathbb{R}^{\bar{v}_b}$, with \bar{v}_b the number of boundary vertices). In an electrical circuit graph, the boundary vertices thus define the *terminals* of the circuit.² In order to have a symmetric notation, we define the vector space Λ_i as the functions from the internal vertices \mathcal{V}_i to \mathbb{R} (which is identified with $\mathbb{R}^{\bar{v}_i}$, with \bar{v}_i the number of boundary vertices). Hence $\Lambda_0 = \Lambda_i \oplus \Lambda_b$. Furthermore, we will denote the dual spaces of Λ_i and Λ_b by Λ^i and Λ^b , respectively, so $\Lambda^0 = \Lambda^i \oplus \Lambda^b$. *Kirchhoff’s voltage laws* can be written as

$$V = B^T \psi = B_i^T \psi_i + B_b^T \psi_b, \quad (2)$$

where $\psi_i \in \Lambda^i$ denotes the vector of the potentials at the internal vertices and $\psi_b \in \Lambda^b$ the vector of potentials at the boundary vertices.³

² Alternatively, open graphs can be defined by attaching ‘one-sided open edges’ (properly called *leaves*) to every boundary vertex in \mathcal{V}_b , with corresponding boundary currents; see [12]. The difference with the approach taken in this paper is that by identifying only boundary vertices one does not (need to) specify the number of leaves attached to the boundary vertices as in [12,1].

³ Note that we have chosen the following sign convention for the currents and voltages. The voltage V_e across each edge is the potential at the head vertex minus the potential at the tail vertex. Furthermore, the current I_e through the edge is positive if it is flowing from the tail to the head vertex. Hence, the sign of the current follows the orientation (direction) of the graph. As a consequence, if we consider an edge corresponding to a resistor, then the relation between current and voltage is given as $V_e = -r_e I_e$, with $r_e \geq 0$ the resistance.




Fig. 1. Resistive circuit with terminals; boundary vertices encircled.

Kirchhoff’s current and voltage laws result in the following space of allowed currents, voltages, boundary currents and boundary potentials for an open graph \mathcal{G} :

$$\mathcal{D}_K(\mathcal{G}) := \{(I, V, I_b, \psi_b) \in \Lambda_1 \times \Lambda^1 \times \Lambda_b \times \Lambda^b \mid B_i I = 0,$$

$$B_b I = -I_b, \exists \psi_i \in \Lambda^i \text{ s.t. } V = B_i^T \psi_i + B_b^T \psi_b\}. \quad (3)$$

It can be shown [13] that $\mathcal{D}_K(\mathcal{G})$ defines a *Dirac structure*, called the *Kirchhoff–Dirac structure*. In particular, $V^T I + \psi_b^T I_b = 0$ for all $(I, V, I_b, \psi_b) \in \mathcal{D}_K(\mathcal{G})$, expressing that the total power in the circuit is equal to minus the externally supplied power.

Remark 2.1. Since $\mathbb{1}^T B = 0$, with $\mathbb{1}$ being the vector consisting of only ones, it follows [13] that $\mathbb{1}^T I_b = 0$, corresponding to the well-known property that the sum of the external currents of a circuit is equal to zero. Furthermore, if $(I, V, I_b, \psi_b) \in \mathcal{D}_K(\mathcal{G})$ then so is $(I, V, I_b, \psi_b + c\mathbb{1})$, for any constant c .

3. The input–output behavior of resistive circuits with terminals

Consider a resistive circuit with terminals represented by boundary vertices of the circuit graph; see Fig. 1. Without loss of generality, we may assume that the resistances of all the resistors in the circuit are *strictly positive*. Indeed, whenever there is a resistor with zero resistance, then we remove the edge corresponding to this resistor and equate the vertices at both ends of this resistor. Thus we may as well define the *conductances* g_e of each resistor as the reciprocal of its resistance r_e , that is $g_e := \frac{1}{r_e} > 0$, for every edge e of the circuit graph. Furthermore, in order to streamline the formulation of some results, we will throughout assume that the circuit graphs under consideration contain more than one vertex.

In this section, we want to characterize the relation between the boundary potentials and boundary currents of a resistive circuit; see [1] for closely related results. In the special case where all the vertices of the circuit graph are boundary vertices, this characterization is easy. Indeed, by Kirchhoff’s voltage laws, the vector V of voltages over the resistors is given as $V = B_b^T \psi_b$ (note that $B_b = B$). Furthermore, the vector I of currents through the resistors is given as $I = -GV$, where G is the diagonal matrix with diagonal elements given by the conductances g_e , for every edge e . Since $B_b I = -I_b$ it follows that the relation between boundary potentials and boundary currents in this case is given by the linear map

$$I_b = B_b G B_b^T \psi_b. \quad (4)$$

For any directed graph with incidence matrix B , the square matrix BGB^T is known as the *weighted Laplacian matrix* of the graph (with weights being the diagonal elements of G). The weighted Laplacian matrix has many properties, some of which we collect in the following theorem. These properties will be key to the subsequent characterization of the external behavior of *any* resistive circuit.

Theorem 3.1. Consider a graph \mathcal{G} with incidence matrix B . Let G be a positive definite diagonal matrix, of dimension equal to the number of edges. Then

1. The weighted Laplacian matrix BGB^T is symmetric, positive semi-definite, and independent of the orientation of the graph. Furthermore, it has all diagonal elements ≥ 0 , all off-diagonal elements ≤ 0 , and has zero row and column sums. Hence the vector $\mathbf{1}$ is in the kernel of BGB^T . If the graph is connected then $\ker BGB^T = \text{span } \mathbf{1}$; in particular, all diagonal elements of BGB^T are > 0 .
2. Every symmetric positive semi-definite matrix L with diagonal elements ≥ 0 , off-diagonal elements ≤ 0 , and with zero row and column sums can be written as $L = BGB^T$, with B the incidence matrix of a graph, and G a positive definite diagonal matrix.
3. If the graph \mathcal{G} is connected, then all diagonal elements of BGB^T are > 0 . Furthermore, all Schur complements of BGB^T are well defined, and are symmetric, positive semi-definite, with diagonal elements > 0 , off-diagonal elements ≤ 0 , and with zero row and column sums. In particular, all Schur complements of BGB^T can be written as BGB^T , with B the incidence matrix of a connected graph $\hat{\mathcal{G}}$, and G a positive definite diagonal matrix.

Remark 3.2. Parts 1 and 2 are fairly standard (see [3,11] for additional information). I could not find Part 3 in the literature, while its proof is partly based on an argument in [1].

Proof. 1. It is evident that BGB^T is symmetric and positive semi-definite. By the property of zero row sums $\text{span } \mathbf{1} \subset \ker BGB^T$. Consider the graph *without* its orientation, and define for this undirected graph the weighted adjacency matrix A as the $\bar{v} \times \bar{v}$ symmetric matrix with (v, w) -th element equal to $g_{e(v,w)}$ if the undirected edge $e(v, w)$ links the vertices v and w , and zero otherwise. Furthermore, define the diagonal $\bar{v} \times \bar{v}$ matrix D with (v, v) -th element given as $\sum_{w: w \sim v} g_{e(v,w)}$, where $w \sim v$ means that w is linked to v by the undirected edge $e(v, w)$. Then it can be shown ([3], p. 54) that

$$L = D - A. \quad (5)$$

From here, all statements in the first part of the theorem follow, except for $\ker BGB^T = \text{span } \mathbf{1}$ if \mathcal{G} is connected. This follows from $\text{rank } B = \bar{v} - c$, where c denotes the number of connected components of \mathcal{G} ; see [3,11].

2. Let L be a symmetric positive semi-definite $\bar{v} \times \bar{v}$ matrix with diagonal elements ≥ 0 , and off-diagonal elements ≤ 0 . Then define the undirected graph \mathcal{G} with edge between the vertices v and w if and only if the (v, w) -th element of L is non-zero. Furthermore, associate to this edge the weight given by the (v, w) -th element of L . Then endow the graph with an arbitrary orientation.
3. If the graph is connected, then for each vertex there exists at least one edge linking this vertex to another vertex, implying that each diagonal element of BGB^T is > 0 . We will now show (adopting a proof line in [1]) that the Schur complement of the $(1, 1)$ -th element of BGB^T is symmetric positive semi-definite, with diagonal elements > 0 , off-diagonal elements ≤ 0 , and with zero row and column sums. Denote $L := BGB^T$. Let $L_{11} > 0$ be the $(1, 1)$ -th element of L , and let L^{11} be the matrix obtained from L by deleting the first row and column. Furthermore, let l be the first column of L minus its first element. Define the Schur complement

$$\hat{L} := L^{11} - \frac{1}{L_{11}} ll^T. \quad (6)$$

Since all elements of l are ≤ 0 , it follows that the off-diagonal elements of \hat{L} are also ≤ 0 . It is verified by direct computation that the rows and columns of \hat{L} have zero sum, also implying that its diagonal elements are ≥ 0 . Furthermore, $\mathbf{1} \in \ker \hat{L}$.

Since the co-rank of a matrix is always greater or equal than the co-rank of any Schur complement of it, and the co-rank of L is one, it follows that the co-rank of \hat{L} is also equal to one, and that $\ker \hat{L} = \text{span } \mathbf{1}$. As a consequence, \hat{L} corresponds to a connected graph, and thus its diagonal elements are again > 0 . Hence we have proved the claim for the Schur complement of any diagonal element of L .

In order to prove the claim for an arbitrary Schur complement, we notice that any Schur complement can be obtained by the successive application of taking Schur complements with respect to diagonal elements. Indeed, consider the Schur complement of L with respect to a leading diagonal block L_{aa} of L , say of dimension \bar{a} . This can be obtained by first taking the Schur complement with respect to L_{11} to obtain \hat{L} as above, and then proceeding by taking the Schur complement of \hat{L} with respect to its first diagonal element, and so on. By repeating this process \bar{a} times we obtain the Schur complement of L_{aa} . \square

Remark 3.3. It follows from Parts 1 and 2 of the theorem that any symmetric positive semi-definite matrix L with diagonal elements ≥ 0 , off-diagonal elements ≤ 0 , and with zero row and column sums, can be considered as a weighted Laplacian matrix of a certain graph, and conversely. As a consequence, in what follows, any symmetric positive semi-definite matrix with diagonal elements ≥ 0 , off-diagonal elements ≤ 0 , and with zero row and column sums, will be succinctly called a *weighted Laplacian matrix*.

Now let us continue with a general resistive circuit with boundary vertices \mathcal{V}_b (corresponding to its terminals), internal vertices \mathcal{V}_i , and diagonal matrix of conductances $G > 0$. Consider a distribution of potentials over its vertices, such that the corresponding voltages and currents satisfy Kirchhoff's voltage and current laws. This means that there exist vectors ψ_i (potentials at the internal vertices) and ψ_b (potentials at the boundary vertices) such that the voltages V across and the currents I through the resistors satisfy

$$\begin{aligned} V &= B_i^T \psi_i + B_b^T \psi_b \\ I &= -GV \\ 0 &= B_i I \\ -I_b &= B_b I, \end{aligned} \quad (7)$$

where I_b are the boundary currents.⁴ Substitution of the first two equations into the last two yields (see also [9], Eq. (3))

$$\begin{aligned} 0 &= B_i (GB_i^T \psi_i + GB_b^T \psi_b) \\ -I_b &= B_b (-GB_i^T \psi_i - GB_b^T \psi_b). \end{aligned} \quad (8)$$

Elimination of the internal potentials ψ_i from the first equation and substitution in the second gives

$$I_b = [B_b GB_b^T - B_b GB_i^T (B_i GB_i^T)^{-1} B_i GB_b^T] \psi_b =: L_b \psi_b. \quad (9)$$

Notice that the matrix L_b in this expression is the Schur complement of the weighted Laplacian of the circuit, given as

$$BGB^T = \begin{bmatrix} B_i \\ B_b \end{bmatrix} G \begin{bmatrix} B_i^T & B_b^T \end{bmatrix} \quad (10)$$

with respect to the block $B_i GB_i^T$. This introduces the following theorem.

Theorem 3.4. 1. Consider a linear resistive circuit, having connected circuit graph with internal vertices \mathcal{V}_i , boundary vertices \mathcal{V}_b , and diagonal conductance matrix $G > 0$. Then for any boundary potential vector ψ_b there exists a unique internal potential vector ψ_i , and unique I, V, I_b such that (7) is satisfied, while I_b is related to ψ_b via (9),

⁴ We refer to [9] for issues regarding the efficient computation of the resistor currents/voltages in (7).

where the Schur complement L_b is well defined, and is a weighted Laplacian matrix.

2. To any weighted Laplacian matrix L_b there corresponds a resistive circuit with diagonal conductance matrix $G > 0$ whose relation between boundary potentials ψ_b and boundary currents I_b is given by the linear map

$$I_b = L_b \psi_b. \quad (11)$$

In fact, the circuit graph can be taken to be only consisting of boundary vertices. In particular, for any resistive circuit with the relation between boundary potentials ψ_b and boundary currents I_b given by (9) we can construct another resistive circuit consisting only of boundary vertices with the same relation between ψ_b and I_b .

Proof. 1. It can be shown (see [3], p. 328) that for any ψ_b there exists a unique ψ_i such that

$$B_i(GB_i^T \psi_i + GB_b^T \psi_b) = 0. \quad (12)$$

Then the boundary current I_b is simply defined as

$$B_b(GB_i^T \psi_i + GB_b^T \psi_b) =: I_b.$$

Since the circuit graph is assumed to be connected, by Theorem 3.1 the Schur complement in (9) is well defined, and is a weighted Laplacian matrix.

2. By Theorem 3.1, the matrix L_b in (9) can be written as a weighted Laplacian $B_b GB_b^T$, where B_b is the incidence matrix of a graph with only boundary vertices \mathcal{V}_b and G is a positive definite diagonal matrix. \square

Remark 3.5. Although any resistive circuit with terminals can thus be replaced by an equivalent circuit *without* internal vertices, this is computationally not advisable for large-scale resistive circuits. The reason, see [9], is that usually the original network is very sparse, while the Schur complement L_b will be dense. Hence, for a circuit with many terminals this will correspond to a large number of equivalent resistors.

As used in the above proof, for every ψ_b there exists a unique ψ_i such that (12) holds.⁵ This unique ψ_i has the following variational characterization; see e.g. [3]. Consider for an arbitrary graph with incidence matrix B and conductance matrix G the following quadratic function corresponding to its weighted Laplacian matrix:

$$R(\psi) := \psi^T B G B^T \psi. \quad (13)$$

Notice that this function can be rewritten as

$$\begin{aligned} R(\psi) &:= \psi^T B G B^T \psi = \frac{1}{2} \sum_{v \sim w} G_e (v, w) (\psi_v - \psi_w)^2 \\ &= \sum_e G_e V_e^2, \end{aligned} \quad (14)$$

where $e(v, w)$ is the *undirected* edge linking vertices v and w , and V_e is the voltage across the *directed* edge e (potential at head vertex minus potential at tail vertex). It follows that $R(\psi)$ equals the *total dissipated power* in the resistive circuit with conductance matrix G . For every fixed ψ_b the function $R(\psi) = R(\psi_i, \psi_b)$, regarded as a function of ψ_i , can be seen to have a unique minimum [3], which is characterized by the zero-derivative condition

$$\frac{\partial R}{\partial \psi_i}(\psi_i, \psi_b) = 2B_i G B^T \psi = 0. \quad (15)$$

Since $I = -GV = -GB^T \psi$, this condition is however nothing other than Kirchhoff's current laws $B_i I = 0$ at the internal vertices. Thus we have obtained the following.

Proposition 3.6. For every boundary potential ψ_b of the resistive circuit there exists a unique vector of internal potentials ψ_i which minimizes the total dissipated power $R(\psi_i, \psi_b)$.

(This is known as Maxwell's minimum heat theorem, or Thomson's principle [3].) Furthermore, the quadratic function corresponding to the Schur complement of BGB^T with respect to the block $B_i G B_i^T$ is given by the function

$$\bar{R}(\psi_b) := R(\psi_i(\psi_b), \psi_b), \quad (16)$$

where ψ_i is expressed as a function of ψ_b using (15). It follows that a resistive circuit having the same input–output map $I_b = L_b \psi_b$, but only consisting of boundary vertices (whose existence is guaranteed by Theorem 3.4), has the same total dissipated power as the original circuit. In fact⁶

Corollary 3.7. Every resistive circuit with the same input–output map $I_b = L_b \psi_b$ has the same total dissipated power.

3.1. The extension to L and C circuits

The extension of the above results to L and C circuits is straightforward, while the desired extension to RLC circuits is much less clear. (Recall that any RLC circuit can be written as the interconnection of an R circuit, an L circuit and a C circuit, where the interconnection is done via shared boundary vertices; see, for example, [13]).

Completely similar to what we did for R circuits, we can characterize the relation between the boundary potentials and boundary currents of L and C circuits. First consider a C circuit. As in the case of an R circuit, see (8), there exists for every vector of boundary potentials ψ_b a unique vector of potentials ψ_i at the internal vertices such that

$$\begin{aligned} 0 &= B_i C (B_i^T \psi_i + B_b^T \psi_b) \\ -Q_b &= B_b C (-\psi_i - B_b^T \psi_b), \end{aligned} \quad (17)$$

where B is the incidence matrix of the C circuit, C is a positive-definite diagonal matrix with diagonal elements being the capacitances of the capacitors associated to the edges of the circuit graph, and Q_b is the vector of *boundary charges*. (Note that by Kirchhoff's current laws the charges corresponding to the internal vertices are all equal to zero.) It follows that $Q_b = L_c \psi_b$, where L_c is a weighted Laplacian matrix (similar to the weighted Laplacian matrix L_b derived for the case of an R circuit; see (9)). By differentiation, we obtain the following relation between boundary potentials and currents:

$$I_b = L_c \dot{\psi}_b, \quad (18)$$

with transfer matrix sL_c . Note furthermore that the electric co-energy stored at the capacitors can be expressed as the following function of the potentials:

$$H_c(\psi) = \frac{1}{2} \psi^T B C B^T \psi. \quad (19)$$

In conclusion, the transfer matrix (from boundary potentials to boundary currents) of any C circuit is of the form sL_c , with L_c being a weighted Laplacian matrix, and conversely any such transfer matrix can be synthesized by a C circuit; in particular a C circuit without internal vertices. Moreover, the value of the electric co-energy $H_c(\psi) = \frac{1}{2} \psi^T B C B^T \psi$ is the same for any such realization.

In the case of an L circuit with incidence matrix B , we obtain that the magnetic energy is given as

$$H_\ell(\phi) = \frac{1}{2} \phi^T B K B^T \phi, \quad (20)$$

⁵ A function ψ satisfying (12) is called a *harmonic* function on the open graph \mathcal{G} with boundary vertices \mathcal{V}_b . This can be seen to be a direct analogue of the standard notion of a harmonic function with respect to the Laplacian differential operator on a domain with boundary.

⁶ This is related to what is sometimes [3] called Rayleigh's principle or the principle of conservation of power.




Fig. 2. Interconnection of plant and controller resistive circuit through control-boundary vertices.

where ϕ is the vector of *vertex fluxes*, related to the vector of flux linkages Φ of the inductors at the edges by $\Phi = B^T \phi$. Here K is the positive definite diagonal matrix whose diagonal elements are of the reciprocals of the inductances of the inductors (assuming, without loss of generality, that they are all positive). Furthermore, by applying Kirchhoff's current laws, we obtain (like in the case of an R circuit) that $I_b = L_c \phi_b$, where L_c is a weighted Laplacian matrix. Since the derivative of the boundary vertex fluxes ϕ_b is equal to the boundary potentials ψ_b the following relation between boundary potentials ψ_b and currents I_b of an L circuit results:

$$\dot{I}_b = L_c \psi_b. \quad (21)$$

Thus the transfer matrix (from boundary potentials to boundary currents) of any L circuit is of the form $\frac{1}{s} L_c$, with L_c being a weighted Laplacian matrix, and conversely any such transfer matrix can be synthesized by an L circuit, in particular an L circuit without internal vertices. Moreover, the value of the magnetic energy $H_L(\phi) = \frac{1}{2} \phi^T B K B^T \phi$ is the same for any such realization.

While the boundary behavior of pure R, C, or L circuits thus allows for a simple characterization, the situation appears to be much less clear for *interconnections* of them, that is, for general RLC circuits [14].

4. Partial synthesis of resistive circuits by interconnection

In the previous section, we have characterized the relation between the boundary potentials ψ_b and boundary currents I_b of linear resistive circuits with terminals: they are given by a linear input–output map $I_b = L_b \psi_b$, where L_b is a weighted Laplacian matrix. Thus from a synthesis point of view every map $I_b = L_b \psi_b$, where L_b has the properties of a weighted Laplacian matrix, can be synthesized by a resistive circuit; in fact, by a resistive circuit with number of vertices equal to the dimension of I_b (and ψ_b).

In this section, we consider the following partial synthesis or *synthesis by interconnection* problem. Suppose we are given a connected resistive circuit \mathcal{P} , the *plant circuit*, with two types of (not necessarily distinct⁷) boundary vertices, namely the external boundary vertices at whose we wish to shape the input–output behavior, and the *control-boundary vertices* which can be interconnected to another resistive circuit \mathcal{C} (the *controller circuit*), which we can synthesize ourselves; see Fig. 2. Thus, let ψ_e and I_e be the potentials and currents of \mathcal{P} at the external boundary vertices (whose behavior we want to shape), and let ψ_c and I_c be the potentials and currents of \mathcal{P} at the control-boundary vertices. Since \mathcal{P} is a resistive circuit, its input–output map (from ψ_e, ψ_c to I_e, I_c) is given by a weighted Laplacian matrix P , which can be partitioned as follows:

$$\begin{bmatrix} I_e \\ I_c \end{bmatrix} = \begin{bmatrix} P_{ee} & P_{ec} \\ P_{ce} & P_{cc} \end{bmatrix} \begin{bmatrix} \psi_e \\ \psi_c \end{bmatrix}. \quad (22)$$

Consider furthermore a connected controller resistive circuit \mathcal{C} with the same number of boundary vertices as the number of

control-boundary vertices of \mathcal{P} , and with boundary potentials and currents $\tilde{\psi}_c, \tilde{I}_c$ satisfying

$$\tilde{I}_c = C \tilde{\psi}_c \quad (23)$$

for some weighted Laplacian matrix C .

This controller resistive circuit is interconnected to the plant resistive circuit by identifying the boundary vertices of \mathcal{C} with the control-boundary vertices of \mathcal{P} and setting

$$\tilde{\psi}_c = \psi_c, \quad \tilde{I}_c + I_c = 0. \quad (24)$$

This results in the following weighted Laplacian matrix of the resulting interconnected circuit:

$$\begin{bmatrix} P_{ee} & P_{ec} \\ P_{ce} & P_{cc} + C \end{bmatrix}. \quad (25)$$

Hence by Theorem 3.1 the relation between ψ_e and I_e of the interconnected circuit is given as

$$I_e = [P_{ee} - P_{ec}(P_{cc} + C)^{-1}P_{ce}] \psi_e =: (P \circ C) \psi_e, \quad (26)$$

where the matrix $P \circ C$ is again a weighted Laplacian matrix.

The problem which we want to address is which weighted Laplacian matrices $P \circ C$ can be achieved by judicious choice of the weighted Laplacian matrix C . This is answered in the following proposition.

Proposition 4.1. *Given a plant resistive circuit \mathcal{P} as above, with weighted Laplacian matrix P partitioned as in (22). Let S be the weighted Laplacian matrix corresponding to a specification resistive circuit with input–output map $I_e = S \psi_e$. Then there exists a controller resistive circuit \mathcal{C} such that $P \circ C = S$ if and only if*

$$\begin{aligned} S|_{\ker P_{ce}} &= P_{ee}|_{\ker P_{ce}} \\ S &\geq P_{ee} - P_{ec}P_{cc}^{-1}P_{ce}. \end{aligned} \quad (27)$$

Proof. The first condition in (27) follows directly from (25). The inequality constraint on S comes from the fact that the minimal weighted Laplacian matrix (25) is obtained by taking $C = 0$, with corresponding input–output map given by

$$I_e = [P_{ee} - P_{ec}P_{cc}^{-1}P_{ce}] \psi_e. \quad \square$$

Let us compare this result with the solution to the ‘control by interconnection’ problem. Specialization of the necessary and sufficient conditions as obtained in [7], see also [8,5], to the case at hand amounts to the following subspace inclusions:

1.

$$\left\{ (I_e, \psi_e) \mid \begin{bmatrix} I_e \\ 0 \end{bmatrix} = \begin{bmatrix} P_{ee} & P_{ec} \\ P_{ce} & P_{cc} \end{bmatrix} \begin{bmatrix} \psi_e \\ 0 \end{bmatrix} \right\} \subset \{ (I_e, \psi_e) \mid I_e = S \psi_e \}. \quad (28)$$

2.

$$\begin{aligned} &\{ (I_e, \psi_e) \mid I_e = S \psi_e \} \\ &\subset \left\{ (I_e, \psi_e) \mid \exists I_c, \psi_c \text{ s.t. } \begin{bmatrix} I_e \\ I_c \end{bmatrix} = \begin{bmatrix} P_{ee} & P_{ec} \\ P_{ce} & P_{cc} \end{bmatrix} \begin{bmatrix} \psi_e \\ \psi_c \end{bmatrix} \right\}. \end{aligned} \quad (29)$$

These two conditions are readily seen to be equivalent to the two conditions

$$\begin{aligned} S|_{\ker P_{ce}} &= P_{ee}|_{\ker P_{ce}} \\ S &= P_{ee} \text{ modulo } \text{im } P_{ec}. \end{aligned} \quad (30)$$

However, because of the symmetry of weighted Laplacian matrices, these two conditions are actually *equivalent*. (A similar situation arises in the case of achievable Dirac structures considered in [5].)

A main difference with the situation considered in [7,8] resides in the fact that the ‘canonical controller’ (as introduced in [8]; see also [6]) does *not* anymore provide a feasible solution, in contrast

⁷ Note that a boundary vertex may correspond to different ‘leaves’, i.e., it can be interconnected to a control resistive circuit, while its boundary potential and boundary current are still part of the input–output behavior we wish to shape.

to the situation considered in [5]. Indeed, by the sign change involved in the physical interconnection of currents, see (24), the canonical controller in this context amounts to the interconnection (via the potentials ψ_e and currents I_e) of a copy of the specification resistive circuit with the circuit given by the equations

$$\begin{bmatrix} -I_e \\ -I_c \end{bmatrix} = \begin{bmatrix} P_{ee} & P_{ec} \\ P_{ce} & P_{cc} \end{bmatrix} \begin{bmatrix} \psi_e \\ \psi_c \end{bmatrix} \quad (31)$$

(note the minus signs!), which corresponds to a sign-reversed copy of the circuit \mathcal{P} , where the resistances are replaced by their negative values. Clearly, this does not define an allowed controller resistive circuit \mathcal{C} .

5. Conclusions

In this paper, we have applied some classical techniques and results to the problem of the external characterization of resistive circuits with terminals as studied in [1]. Furthermore, we have obtained a basic result on ‘partial synthesis by interconnection’ for such circuits. Although the results are easily extendable to purely inductive or capacitive circuits, the treatment of general RLC circuits remains a topic for further study.

Acknowledgements

I would like to thank Jan C. Willems for stimulating conversations on this topic. I thank the anonymous reviewers for bringing the recent paper [9] to my attention.

References

- [1] J.C. Willems, E.I. Verriest, The behavior of resistive circuits, in: Proceedings of the Joint 48th IEEE Conference on Decision and Control and 28th Chinese Control Conference, Shanghai, December 2009, pp. 8124–8129.
- [2] G. Kirchhoff, Über die Auflösung der Gleichungen auf welche man bei der Untersuchung der Linearen Verteilung galvanischer Ströme geführt wird, *Annalen der Physik und Chemie* 72 (1847) 497–508.
- [3] B. Bollobas, *Modern Graph Theory*, in: Graduate Texts in Mathematics, vol. 184, Springer, New York, 1998.
- [4] J.C. Willems, On interconnections, control, and feedback, *IEEE Transactions Automatic Control* 32 (1997) 326–339.
- [5] J. Cervera, A.J. van der Schaft, A. Banos, Interconnection of port-Hamiltonian systems and composition of Dirac structures, *Automatica* 43 (2007) 212–225.
- [6] H. Narayanan, Some applications of an implicit duality theorem to connections of structures of special types including Dirac and reciprocal structures, *Systems & Control Letters* 45 (2002) 87–96.
- [7] J.C. Willems, Synthesis of dissipative systems using quadratic differential forms, part I, *IEEE Transactions Automatic Control* 47 (2002) 53–69.
- [8] A.J. van der Schaft, Achievable behavior of general systems, *Systems & Control Letters* 49 (2003) 141–149.
- [9] J. Rommes, W.H.A. Schilders, Efficient methods for large resistor networks, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 29 (1) (2010) 28–39.
- [10] P. Bamberg, S. Sternberg, *A Course in Mathematics for Students of Physics: Vol. 2*, Cambridge University Press, 1999.
- [11] C. Godsil, G. Royle, *Algebraic Graph Theory*, in: Graduate Texts in Mathematics, vol. 207, Springer, New York, 2004.
- [12] J.C. Willems, The behavioral approach to open and interconnected systems, *Control Systems Magazine* 27 (2007) 46–99.
- [13] A.J. van der Schaft, B.M. Maschke, Conservation laws and lumped system dynamics, in: P.M.J. Van den Hof, C. Scherer, P.S.C. Heuberger (Eds.), *Model-Based Control: Bridging Rigorous Theory and Advanced Technology*, Springer, ISBN: 978-1-4419-0894-0, 2009, pp. 31–48.
- [14] J.C. Willems, Personal communication.